. With the auto-correction for Rs and Rd, the performance of the intrinsic device was determined experimentally in the entire range of the MOSFET operatirrg voltages. Results are given for typical LDD nMOSFETs fabricated in a 16M process. The LDD junction profiles were optimized with respect to the hot carrier immunity at 5V operation.
1.. INTRODUCTION
The parasitic effects due to tle source/drain series resistances on MOSFETs characteristics have long been known [1] [2] [3] [4] , but they were negligible for conventional MOSFETs with deep abrupt source/drain junction profiles and larger chattttel lengths. In this case, the series resistances are independent of the operating voltages.
In advanced VIS! however, the problems due to the source/drain series resistances become increasingly severe and complicated, especially when the feature sizes [8] for the Ll4 micrometer channgl [sys1. 
TRANSCONDUCTANCE
The intrinsic transconductance gai wzls extracted from the measured extrinsic transconductance according to (2):
g-r=grne/ ( 1-R-*9*.--Rsd*ga-Rs*gI-)
where g*-'ga and gu are) by definition, the measured transconductance, drain conductance and substrate Ci--&s shown in Fig.8 . ., 
